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Abstract
When setup/hold times of bistable elements are violated, they may become metastable, i.e., enter
a transient state that is neither digital 0 nor 1 [13]. In general, metastability cannot be avoided, a
problem that manifests whenever taking discrete measurements of analog values. Metastability of
the output then reflects uncertainty as to whether a measurement should be rounded up or down to
the next possible measurement outcome.
Surprisingly, Lenzen & Medina (ASYNC 2016) showed that metastability can be contained, i.e.,
measurement values can be correctly sorted without resolving metastability first. However, both their
work and the state of the art by Bund et al. (DATE 2017) leave open whether such a solution can be
as small and fast as standard sorting networks. We show that this is indeed possible, by providing
a circuit that sorts Gray code inputs (possibly containing a metastable bit) and has asymptotically
optimal depth and size. Concretely, for 10-channel sorting networks and 16-bit wide inputs, we
improve by 48.46% in delay and by 71.58% in area over Bund et al. Our simulations indicate that
straightforward transistor-level optimization is likely to result in performance on par with standard
(non-containing) solutions.
1 Introduction
Metastability is one of the basic obstacles when crossing clock domains, potentially resulting in soft
errors with critical consequences [8]. As it has been shown that there is no deterministic way of avoiding
metastability [13], synchronizers [9] are employed to reduce the error probability to tolerable levels.
Besides energy and chip area, this approach costs time: the more time is allocated for metastability
resolution, the smaller is the probability of a (possibly devastating) metastability-induced fault.
Recently, a different approach has been proposed, coined metastability-containing (MC) circuits [6].
The idea is to accept (a limited amount of) metastability in the input to a digital circuit and guarantee
limited metastability of its output, such that the result is still useful. The authors of [2, 12] apply this
approach to a fundamental primitive: sorting. However, the state-of-the-art [2] are circuits that are by
a Θ(logB) factor larger than non-containing solutions, where B is the bit width of inputs. Accordingly,
the authors pose the following question:
“What is the optimum cost of the 2-sort primitive?”
We argue that answering this question is critical, as the performance penalty imposed by current MC
sorting primitives is not outweighed by the avoidance of synchronizers.
Our Contribution We answer the above question by providing a B-bit MC 2-sort circuit of depth
O(logB) and O(B) gates. Trivially, any such building block with gates of constant fan-in must have
this asymptotic depth and gate count, and it improves by a factor of Θ(logB) on the gate complexity
of [2]. Furthermore, we provide optimized building blocks that significantly improve the leading constants
of these complexity bounds. See Figure 1 for our improvements over prior work; specifically, for 16-bit
inputs, area and delay decrease by up to 71.58% and 48.46% respectively.
Plugging our circuit into (optimal depth or size) sorting networks [3, 4, 10], we obtain efficient com-
binational metastability-containing sorting circuits, cf. Table 8. In general, plugging our 2-sort circuit
into an n-channel sorting network of depth O(log n) with O(n log n) 2-sort elements [1], we obtain an
asymptotically optimal MC sorting network of depth O(logB log n) and O(Bn log n) gates.
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Figure 1: Area, delay, and gate count of 2-sort(B) for B ∈ {2, 4, 8, 16}; we compare our solution to [2].
# g1, g2,4 # g1, g2,4 # g1, g2,4 # g1, g2,4
0 0, 000 4 0, 110 8 1, 100 12 1, 010
1 0, 001 5 0, 111 9 1, 101 13 1, 011
2 0, 011 6 0, 101 10 1, 111 14 1, 001
3 0, 010 7 0, 100 11 1, 110 15 1, 000
Table 1: 4-bit binary reflected Gray code
Further Related Work Ladner and Fischer [11] studied the problem of computing all the prefixes
of applications of an associative operator on an input string of length n. They designed and analyze a
recursive construction which computes all these prefixes in parallel. The resulting parallel prefix compu-
tation (PPC) circuit has depth of O(log n) and gate count of O(n) (assuming that the implementation
of the associative operator has constant size and constant depth). We make use of their construction as
part of ours.
2 Model and Problem
In this section, we discuss how to model metastability in a worst-case fashion and formally specify the
input/output behavior of our circuits.
We use the following basic notation. For N ∈ N, we set [N ] := {0, . . . , N − 1}. For a binary B-bit
string g, denote by gi its i-th bit, i.e., g = g1g2 . . . gB . We use the shorthand gi,j := gi . . . gj . Let par(g)
denote the parity of g, i.e, par(g) =
∑B
i=1 gi mod 2.
Reflected Binary Gray Code Due to possible metastability of inputs, we use Gray code. Denote
by 〈·〉 the decoding function of a Gray code string, i.e., for x ∈ [N ], 〈rgB(x)〉 = x. As each B-bit
string is a codeword, the code is a bijection and the decoding function also defines the encoding function
rgB : [N ]→ {0, 1}B . We define B-bit binary reflected Gray code recursively, where a 1-bit code is given
by rg1(0) = 0 and rg1(1) = 1. For B > 1, we start with the first bit fixed to 0 and counting with rgB−1(·)
(for the first 2B−1− 1 codewords), then toggle the first bit to 1, and finally “count down” rgB−1(·) while
fixing the first bit again, cf. Table 1. Formally, this yields
rgB(x) :=
{
0 rgB−1(x) if x ∈ [2B−1]
1 rgB−1(2
B − 1− x) if x ∈ [2B ] \ [2B−1].
We define the maximum and minimum of two binary reflected Gray code strings, maxrg and minrg
respectively, in the usual way, as follows. For two binary reflected Gray code strings g, h ∈ {0, 1}B , maxrg
and minrg are defined as
(maxrg{g, h},minrg{g, h}) :=
{
(g, h) if 〈g〉 ≥ 〈h〉
(h, g) if 〈g〉 ≤ 〈h〉.
2
g 〈g〉 g 〈g〉 g 〈g〉 g 〈g〉
0000 0 0110 4 1100 8 1010 12
000M − 011M − 110M − 101M −
0001 1 0111 5 1101 9 1011 13
00M1 − 01M1 − 11M1 − 10M1 −
0011 2 0101 6 1111 10 1001 14
001M − 010M − 111M − 100M −
0010 3 0100 7 1110 11 1000 15
0M10 − M100 − 1M10 − − −
Table 2: 4-bit valid inputs
Valid Strings In [12], the authors represent metastable “bits” by M. The inputs to the sorting circuit
may have some metastable bits, which means that the respective signals behave out-of-spec from the
perspective of Boolean logic. Such inputs, referred to as valid strings, are introduced with the help of the
following operator.
Definition 2.1 (The ∗ operator [12]). For B ∈ N, define the operator ∗ : {0, 1, M}B × {0, 1, M}B →
{0, 1, M}B by
∀i ∈ {1, . . . , B} : (x ∗ y)i :=
{
xi if xi = yi
M else.
Observation 2.2. The operator ∗ is associative and commutative. Hence, for a set S = {x(1), . . . , x(k)}
of B-bit strings, we can use the shorthand
∗S := ∗
x∈S
x := x(1) ∗ x(2) ∗ . . . ∗ x(k).
We call ∗S the superposition of the strings in S.
Valid strings have at most one metastable bit. If this bit resolves to either 0 or 1, the resulting string
encodes either x or x+ 1 for some x, cf. Table 2.
Definition 2.3 (Valid Strings [12]). Let B ∈ N and N = 2B. Then, the set of valid strings of length B
is
SBrg := rgB([N ]) ∪
⋃
x∈[N−1]
{rgB(x) ∗ rgB(x+ 1)} ,
where for a set A we abbreviate f(A) := {f(y) | y ∈ A}.
As pointed out in [2], inputs that are valid strings may, e.g., arise from using suitable time-to-digital
converters for measuring time differences [7].
Observation 2.4. For any 1 ≤ i ≤ j ≤ B and g ∈ SBrg, gi,j ∈ Sj−i+1rg , i.e., gi,j is a valid string, too.
Proof. Follows immediately from Observation 3.1.
Resolution and Closure To extend the specification of maxrg and minrg to valid strings, we make
use of the metastable closure [6], which in turn makes use of the resolution.
Definition 2.5 (Resolution [6]). For x ∈ {0, 1, M}B,
res(x) := {y∈{0, 1}B |∀i ∈ {1, . . . , B} : xi 6= M⇒ yi = xi}.
Thus, res(x) is the set of all strings obtained by replacing all Ms in x by either 0 or 1: M acts as a
“wild card.”
We note the following for later use.
Observation 2.6. For any x, ∗ res(x) = x. For any S, S ⊆ res(∗S).
The metastable closure of an operator on binary inputs extends it to inputs that may contain
metastable bits. This is done by considering all resolutions of the inputs, applying the operator, and
taking the superposition of the results.
Definition 2.7 (The M Closure [6]). Given an operator f : {0, 1}n × {0, 1}n → {0, 1}n, its metastable
closure fM : {0, 1, M}n × {0, 1, M}n → {0, 1, M}n is defined by
fM(x) := ∗ f(res(x)).
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b
a
0 1 M
0 0 0 0
1 0 1 M
M 0 M M
b
a
0 1 M
0 0 1 M
1 1 1 1
M M 1 M
a a¯
0 1
1 0
M M
Table 3: Logical extensions to metastable inputs of AND (left), OR (center), and an inverter (right).
Output Specification We want to construct a circuit that outputs the maximum and minimum of
two valid strings, which will enable us to build sorting networks for valid strings. First, however, we
need to answer the question what it means to ask for the maximum or minimum of valid strings. To
this end, suppose a valid string is rgB(x) ∗ rgB(x + 1) for some x ∈ [N − 1], i.e., the string contains a
metastable bit that makes it uncertain whether the represented value is x or x+ 1. This means that the
measurement the string represents was taken of a value somewhere between x and x+ 1. Moreover, if we
wait for metastability to resolve, the string will stabilize to either rgB(x) or rgB(x+ 1). Accordingly, it
makes sense to consider rgB(x) ∗ rgB(x + 1) “in between” rgB(x) and rgB(x + 1), resulting in the total
order on valid strings given by Table 2.
The above intuition can be formalized by extending maxrg and minrg to valid strings using the metastable
closure.
Definition 2.8 ([2, 12]). For B ∈ N, a 2-sort(B) circuit is specified as follows.
• Input: g, h ∈ SBrg ,
• Output: g′, h′ ∈ SBrg ,
• Functionality: g′ = maxrgM {g, h}, h′ = minrgM {g, h}.
As shown in [2], this definition indeed coincides with the one given in [12], and for valid strings g and
h, maxrgM {g, h} and minrgM {g, h} are valid strings, too. More specifically, maxrgM and minrgM are the max
and min operators w.r.t. the total order on valid strings shown in Table 2, e.g.,
• maxrgM {1001, 1000} = rg4(15) = 1000,
• maxrgM {0M10, 0010} = rg4(3) ∗ rg4(4) = 0M10,
• maxrgM {0M10, 0110} = rg4(4) = 0110.
Computational Model We seek to use standard components and combinational logic only. We use
the model of [6], which specifies the behavior of basic gates on metastable inputs via the metastable
closure of their behavior on binary inputs. For standard implementations of AND and OR gates, this
assumption is valid: if M represents an arbitrary, possibly time-dependent voltage between logical 0 and
1, an AND gate will still output logical 0 if the respective other input is logical 0. Similarly, an OR gate
with one input being logical 1 suppresses metastability at the other input, cf. Table 3.
As pointed out in [2], any additional reduction of metastability in the output necessitates the use of
non-combinational masking components (e.g., masking registers), analog components, and/or synchro-
nizers, all of which are outside of our computational model. Moreover, other than the usage of analog
components, these alternatives require to spend additional time, which we avoid in this paper.
3 Preliminaries on Stable Inputs
We note the following observation for later use. Informally, it states that removing prefixes and suffixes
from the code results in (repetition) of binary reflected Gray codes.
Observation 3.1. For B-bit binary reflected Gray code, fix 1 ≤ i < j ≤ B, and consider the sequence
of strings obtained by (i) listing all codewords in ascending order of encoded values, (ii) replacing each
codeword g by gi,j, and (iii) deleting all immediate repetitions (i.e., if two consecutive strings are identical,
keep only one of them). Then the resulting list repeatedly counts “up” and “down” through the codewords
of (j − i)-bit binary reflected Gray code.
Proof. When removing the first bit of B-bit binary reflected Gray code, the claim follows directly from
the definition. By induction, we can confirm that the last bit of B-bit code toggles on every second
up-count, and 〈g〉 = 2 · 〈g1,B−1〉+ XOR(par(g1,B−1), gB). Thus, the claim holds if we either remove the
first or last bit. As the same arguments apply when we have a list counting “up” and “down” repeatedly,
we can inductively remove the first i− 1 bits and the last B − j bits to prove the general claim.
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g0,i−1=h0,i−1
par(g0,i−1)=0
[00]
Init
g0,i−1=h0,i−1
par(g0,i−1)=1
[11]
〈g〉<〈h〉
[01]
〈g〉>〈h〉
[10]
11
00
10
01
true true
11
10
01
00
Figure 2: Finite state automaton determining which of two Gray code inputs g, h ∈ {0, 1}B is larger. In
each step, the machine receives gihi as input. State encoding is given in square brackets.
s(i−1) maxrg{g, h}i minrg{g, h}i
00 max{gi, hi} min{gi, hi}
10 gi hi
11 min{gi, hi} max{gi, hi}
01 hi gi
Table 4: Computing maxrg{g, h}i and minrg{g, h}i.
Comparing Stable Gray Code Strings via an FSM The following basic structural lemma leads
to a straightforward way of comparing binary reflected Gray code strings.
Lemma 3.2. Let g, h ∈ {0, 1}B such that 〈g〉 > 〈h〉. Denote by i ∈ {1, . . . , B} the first index such that
gi 6= hi. Then gi = 1 (i.e., hi = 0) if par(g1,i−1) = 0 and gi = 0 (i.e., hi = 1) if par(g1,i−1) = 1.
Proof. We prove the claim by induction on B, where the base case B = 1 is trivial. Now consider B-bit
strings for some B > 1 and assume that the claim holds for B − 1 bits. If i = 1, again the claim trivially
follows from the definition. If i > 1, we have that g1 = h1. Denote x = 〈g〉 and y = 〈h〉. If g1 = h1 = 0,
then g2,B = rgB−1(x) and h2,B = rgB−1(y). Thus, as x > y by assumption, the claim follows from the
induction hypothesis. If g1 = h1 = 1, g2,B = rgB−1(2
B − 1 − x) and h2,B = rgB−1(2B − 1 − y). Note
that g′ := h2,B and h′ := g2,B satisfy that 〈g′〉 > 〈h′〉 and that their first differing bit is i − 1. By the
induction hypothesis, we have that h′i−1 = gi = 1 if par(g
′
1,i−2) = par(h
′
1,i−2) = par(g2,i−1) = 1 and,
accordingly, gi = 0 if par(g2,i−1) = 0. As g1 = 1, par(g1,i−1) = 1−par(g2,i−1), and the claim follows.
Lemma 3.2 gives rise to a sequential representation of 2-sort(B) as a Finite state machine (FSM),
for input strings in {0, 1}B . Consider the state machine given in Figure 2. Its four states keep track of
whether g1,i = h1,i with parity 0 (state encoding: 00) or 1 (state encoding: 11), respectively, 〈g〉 < 〈h〉
(state encoding: 01), or 〈g〉 > 〈h〉 (state encoding: 10). Denoting by s(i) its state after i steps (where
s(0) = 00 is the initial state), Lemma 3.2 shows that the output given in Table 4 is correct: up to the
first differing bits gi 6= hi, the (identical) input bits are reproduced both for maxrg and minrg, and in the
i-th step the state machine transitions to the correct absorbing state.
The  Operator and Optimal Sorting of Stable Inputs We can express the transition function
of the state machine as an operator  taking the current state and input gihi as argument and returning
the new state. Then s(i) = s(i−1)  gihi, where  is given in Table 5.
Observation 3.3.  is associative, that is,
∀a, b, c ∈ {0, 1}2 : (a  b)  c = a  (b  c).
We thus have that
s(i) =
i
j=1
gjhj := g1h1  g2h2  . . .  gihi,
5
 00 01 11 10
00 00 01 11 10
01 01 01 01 01
11 11 10 00 01
10 10 10 10 10
out 00 01 11 10
00 00 10 11 10
01 00 10 11 01
11 00 01 11 01
10 00 01 11 10
Table 5: The  operator and the out operator. The first operand is the current state, the second the next
input bits.
regardless of the order in which the  operations are applied.
Proof. First, we observe the following for every y ∈ {0, 1}2: (1) 00  y = y, (2) 01  y = 01, (3) 11  y = y¯,
and (4) 10  y = 10. We prove that  is associative by considering these four cases for the first operand
x. If x ∈ {01, 10}, associativity follows from the “absorbing” property of cases (2) and (4). If x = 00,
then (00  y)  z = y  z = 00  (y  z). We are left with the case that x = 11. Then the LHS equals y¯  z,
while the RHS equals y  z. Checking Table 5, one can directly verify that y¯  z = y  z in all cases.
An immediate consequence is that we can apply the results by [11] on parallel prefix computation
to derive an O(B)-gate circuit of depth O(logB) computing all si, i ∈ [B], in parallel. Our goal in the
following sections is to extend this well-known approach to potentially metastable inputs.
4 Dealing with Metastable Inputs
Our strategy is the same as outlined in Section 3 for stable inputs, where we replace all involved operators
by their metastable closure: (i) compute s(i) for i ∈ [B], (ii) determine maxrg{g, h}i and minrg{g, h}i
according to Table 4 for i ∈ {1, . . . , B}, and (iii) exploit associativity of the operator computing the
s(i) to determine all of them concurrently with O(logB) depth and O(B) gates (using [11]). To make
this work for inputs that are valid strings, we simply replace all involved operators by their respective
metastable closure. Thus, we only need to implement M and the closure of the operator given in Table 4
(both of constant size) and immediately obtain an efficient circuit using the PPC framework [11].
Unfortunately, it is not obvious that this approach yields correct outputs. There are three hurdles to
take:
(i) Show that first computing s
(i)
M and then the output from this and the input yields correct output
for all valid strings.
(ii) Show that M behaves like an associative operator on the given inputs (so we can use the PPC
framework).
(iii) Show that repeated application of M actually computes s(i)M .
Killing two birds with one stone, we first show the second and third point in a single inductive
argument. We then proceed to prove the first point.
4.1 Determining s
(i)
M
Note that for any x and y, we have that res(xy) = res(x)× res(y). Hence, for valid strings g, h ∈ SBrg and
i ∈ {1, . . . , B}, we have that
s
(i)
M = ∗ i
j=1
res(gjhj),
and for convenience set s
(0)
M := s
(0) = 00. Moreover, recalling Definition 2.7,
x M y = ∗
x′y′∈res(xy)
{x′  y′} = ∗(res(x)  res(y)). (1)
The following theorem shows that the desired decomposition is feasible.
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Theorem 4.1. Let g, h ∈ SBrg and 1 ≤ i ≤ j ≤ B. Then
gihi M gi+1hi+1 M . . . M gjhj = ∗ j
k=i
res(gkhk), (2)
regardless of the order in which the M operators are applied.
Proof. We start with a key observation.
Observation 4.2. Let g, h ∈ SBrg and 1 ≤ i ≤ j ≤ B. If
∗ j
k=i
res(gkhk) = MM,
there is an index m such that gm = hm = M and gi,m = hi,m. Conversely, if there is no such index, then
x 6= MM.
Proof. Abbreviate x = ∗jk=i res(gkhk). By Observation 2.4, w.l.o.g. i = 1 and j = B. Recall that, for
any resolutions g′ ∈ res(g) and h′ ∈ res(h), Bk=1 g′kh′k indicates whether 〈g′〉 > 〈h′〉 (10), 〈g′〉 < 〈h′〉
(01), g′ = h′ with par(g′) = 0 (00), or g′ = h′ with par(g′) = 1 (11). For x = MM, we must have that there
are two pairs of resolutions g′, h′ that result in (i) outputs 00 and 11, respectively, or (ii) in outputs 01
and 10, respectively. It is straightforward to see that this entails the claim (cf. Table 2).
We now prove the claim of the theorem by induction on j − i + 1, i.e., the length of the strings we
feed to the operators. For j = i, we trivially have gihi = ∗ res(gihi).
For the induction step, suppose j > i and the claim holds for all shorter valid strings. As, by
Observation 2.4, gi,j and hi,j are valid strings, w.l.o.g. i = 1 and j = B. Consider the M operator (at
the position between index ` and ` + 1) on the left hand side that is evaluated last; we indicate this by
parenthesis and compute
(g1h1 M . . . M g`h`) M (g`+1h`+1 M . . . M gBhB)
=
(
∗ `
k=1
res(gkhk)
)
M
(
∗ B
k=`+1
res(gkhk)
)
(1)
= ∗
(
res
(
∗ `
k=1
res(gkhk)
)
 res
(
∗ B
k=`+1
res(gkhk)
))
= ∗ (res(a)  res(b)) =: x,
where a = ∗`k=1 res(gkhk) and b = ∗Bk=`+1 res(gkhk).
By the induction hypothesis, a and b do not depend on the order of evaluation of the M operators.
Thus, it suffices to show that x equals the right hand side of Equality (2).
We distinguish three cases. The first is that the right hand side of (2) evaluates to MM. Then, by
Observation 4.2, there is a (unique) index m so that gm = hm = M and g1,m = h1,m. If m ≤ `, we have
(again by Observation 4.2) that a = MM, i.e., res(a) = {0, 1}2. Checking Table 5, we see that each column
contains both 01 and 10. Hence, regardless of b, x = MM. On the other hand, if m > `, then a ∈ {00, 11}
and b = MM. Checking the 00 and 11 rows of Table 5, both of them contain 01 and 10, implying that
x = MM.
The second case is that the right hand side of (2) does not evaluate to MM, but b = MM. Then, by
Observation 4.2 and the fact that g and h are valid strings, g1,`, h1,` ∈ {0, 1}` and g1,` 6= h1,`. W.l.o.g.,
assume 〈g1,`〉 > 〈h1,`〉. Then a = g1,`  h1,` = 10 and the state machine given in Figure 2 determines
output 10 for inputs g′ ∈ res(g) and h′ ∈ res(h). As the FSM outputsBk=1 g′kh′k, we conclude that
∗ B
k=1
res(gkhk) = ∗
g′h′∈res(gh)
{
B
k=1
g′kh
′
k
}
= ∗
g′h′∈res(gh)
{01} = 01
as well. Checking the 10 row of Table 5, we see that x = 10, too, regardless of b.
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The third case is that the right hand side of (2) does not evaluate to MM and b 6= MM. By Observation 4.2,
also a 6= MM. Accordingly, | res(a)|, | res(b)| ∈ {1, 2}. We claim that this implies that
res(a) =
`
k=1
res(gkhk), res(b) =
B
k=`+1
res(gkhk).
This can be seen by noting that, for any set S ⊆ {0, 1}2, (i) res(∗S) ⊇ S and (ii) | res(∗S)| = 2
necessitates that |S| ≥ 2, as otherwise ∗S ∈ {0, 1}2 and thus | res(∗S)| = 1. We conclude that
x = ∗ (res(a)  res(b))
= ∗
((
`
k=1
res(gkhk)
)

(
B
k=`+1
res(gkhk)
))
= ∗
g′∈res(g)
h′∈res(h)
((
`
k=1
g′kh
′
k
)

(
B
k=`+1
g′kh
′
k
))
= ∗
g′∈res(g)
h′∈res(h)
(
B
k=1
g′kh
′
k
)
= ∗
(
B
k=1
res(gkhk)
)
,
as desired.
We remark that we did not prove that M is an associative operator, just that it behaves associatively
when applied to input sequences given by valid strings. Moreover, in general the closure of an associative
operator needs not be associative. A counter-example is given by binary addition modulo 4:
(0M +M 01) +M 01 = MM 6= 1M = 0M +M (01 +M 01).
Since M behaves associatively when applied to input sequences given by valid strings, we can apply the
results by [11] on parallel prefix computation to any implementation of M.
4.2 Obtaining the Outputs from s
(i)
M
Denote by out : {0, 1}2×{0, 1}2 → {0, 1}2 the operator given in Table 4 computing maxrg{g, h}i minrg{g, h}i
out of s(i−1) and gihi. The following theorem shows that, for valid inputs, it suffices to implement outM
to determine maxrgM {g, h}i and minrgM {g, h}i from s(i−1)M , gi, and hi.
Theorem 4.3. Given valid inputs g, h ∈ SBrg and i ∈ [B], it holds that
outM(s
(i−1)
M , gihi) = max
rg
M {g, h}i minrgM {g, h}i.
Proof. By definition of s
(i−1)
M , outM(s
(i−1)
M , gihi) does not depend on bits i+1, . . . , B. As by Observation 2.4
g1,i, h1,i ∈ Sirg, we may thus w.l.o.g. assume that B = i. For symmetry reasons, it suffices to show the
claim for the first output bit outM(s
(B−1)
M , gBhB)1 only; the other cases are analogous.
Recall that for g, h ∈ {0, 1}B , s(B−1)M = s(B−1) is the state of the state machine given in Figure 2
before processing the last bit. Hence,
outM(s
(B−1)
M , gBhB)1 = out(s
(B−1), gBhB)1
= maxrg{g, h}B = maxrgM {g, h}B .
Our task is to prove this equality also for the case where g or h contain a metastable bit.
Let j be the minimum index such that gj = M or hj = M. Again, for symmetry reasons, we may
assume w.l.o.g. that gj = M; the case hj = M is symmetric. If 〈g1,j−1〉 6= 〈h1,j−1〉, suppose w.l.o.g. (the
other case is symmetric) that 〈g1,j−1〉 > 〈h1,j−1〉. Then s(j−1) = 10 and the state machine is in absorbing
state. Thus, regardless of further inputs, we get that s
(B−1)
M = s
(B−1) = 10 and
outM(s
(B−1)
M , gBhB)1 = outM(10, gBhB)1 = gB .
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Hence, suppose that g1,j−1 = h1,j−1; we consider the case that par(g1,j−1) = 0 first, i.e., s(j−1) = 00 =
s(0). By Observation 2.4, gj,B , hj,B ∈ SB−j+1rg and thus w.l.o.g. j = 1. If B = 1,
outM(s
(B−1)
M , gBhB)1 = outM(00, MhB)1 =
{
1 if h1 = 1
M otherwise,
which equals maxrgM {g, h}B (we simply have a 1-bit code). If B > 1, the above implies that g2,...,B =
10 . . . 0, as the front bit of the code changes only once, with 10 . . . 0 being the other bits (cf. Table 2). We
distinguish several cases.
h1 = M: Then also h2,...,B = 10 . . . 0. Therefore gB = hB , out(s, gBhB)1 = gB = hB for any s ∈ {0, 1}2,
and
outM(s
(B−1)
M , gBhB)1 = gB = hB = max
rg
M {g, h}B .
h1 = 1 and B = 2: Note that g is smaller than h w.r.t. the total order on valid strings (cf. Table 2), i.e.,
we need to output hB = max
rg
M {g, h}B . Consider the two resolutions of g, i.e., 01 and 11. If the first
bit of g is resolved to 0, we end up with s(B−1) = s(1) = 01. If it is resolved to 1, then s(1) = 11.
Thus,
outM(s
(B−1)
M , gBhB)1 = outM(01, 1hB)1 ∗ outM(11, 1hB)1
= ∗ ⋃
h′∈res(h)
{h′B ,min{1, h′B}}
= ∗
h′∈res(h)
{h′B} = hB .
h1 = 1 and B > 2: Again, hB = max
rg
M {g, h}B . Consider the two resolutions of g, i.e., 010 . . . 0 and
110 . . . 0. If the first bit of g is resolved to 0, we end up with s(B−1) = s(1) = 01, as 01 is an
absorbing state. If it is resolved to 1, then s(1) = 11. As g2,...,B = 10 . . . 0, for any h
′ ∈ res(h),
the state machine will end up in either state 00 (if h′2,...,B = 10 . . . 0) or state 01. Overall, we
get that (i) s
(B−1)
M = 01, (ii) s
(B−1)
M = 00 ∗ 01 = 0M and h2,...,B = 1 . . . 0, or (iii) s(B−1)M = 0M
and h2,...,B = 1 . . . 0M (cf. Table 2). If (i) applies, outM(s
(B−1)
M , gBhB)1 = hB . If (ii) applies,
outM(s
(B−1)
M , gBhB)1 = gB = hB . If (iii) applies, then
outM(s
(B−1)
M , gBhB)1 = outM(00, 0M)1 ∗ outM(01, 0M)1
= 0 ∗ 1 ∗ 0 ∗ 1 = M = hB .
h1 = 0: This case is symmetric to the previous two: depending on how g is resolved, we end up with
s(1) = 10 or s(1) = 00, and need to output gB . Reasoning analogously, we see that indeed
outM(s
(B−1)
M , gBhB)1 = gB .
It remains to consider par(g1,...,j−1) = 1. Then s(j−1) = 11. Noting that this reverses the roles of max
and min, we reason analogously to the case of par(g1,...,j−1) = 0.
5 The Complete Circuit
Section 4 breaks the task down to using the PPC framework to compute s
(i)
M , i ∈ [B], using M and then
outM to determine the outputs. Thus, we need to provide implementations of M and outM, and apply the
template from [11].
5.1 Implementations of Operators
We provide optimized implementations based on fan-in 2 AND and OR gates and inverters here, cf. Sec-
tion 2. Depending on target architecture and available libraries, more efficient solutions may be available.
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a b
sel1
sel2
f
Figure 3: Selection circuit with inputs: a, b, sel1, sel2 and output f , used to implement ˆM and outM.
sel1 sel2 a b f
b1 b1 s2 s1 (s ˆM b)1
b2 b2 s2 s1 (s ˆM b)2
s1 s2 b1 b2 outM(s, b)1
s2 s1 b2 b1 outM(s, b)2
Table 6: Connections to a selection circuit to compute the respective operator f .
Implementing M According to [6], implementing M is possible, and because M has constant fan-in
and fan-out, it has constant size.
We operate with the inverted first bits of the output of M. To this end, define Nx := x1x2 for x ∈ {0, 1, M}2
and set
x ˆM y := N(Nx M Ny).
We compute g¯ and work with inputs g¯ and h using operator ˆM. Theorem 4.1 and elementary calculations
show that, for valid strings g and h, we have
(g1h1 ˆM g2h2) ˆM g3h3 = N(g1h1 M g2h2) ˆM g3h3
= N((g1h1 M g2h2) M g3h3)
= N(g1h1 M (g2h2 M g3h3))
= g1h1 ˆM (g2h2 ˆM g3h3) ,
i.e., the order of evaluation of ˆM is insubstantial, just as for M. Moreover, as intended we get for all
1 ≤ i ≤ j ≤ B that
gihi ˆM . . . ˆM gjhj = N (gihi M . . . M gjhj) .
We concisely express operator  (Table 4) by the following logic formulas, where we already negate the
first output bit.
(s  b)1 = s1 ·
(
s2 + b1
)
+ s2 · b1
(s  b)2 = s1 · (s2 + b2) + s2 · b2
This gives rise to depth-3 circuits containing in total 4 AND gates, 4 OR gates, and 2 inverters.1 From
the gate behavior specified in Table 3, one can readily verify that the circuit also implements ˆM correctly.2
Since these circuits are identical to the ones used to compute outM, we give the implementation of such
a selecting circuit once in Figure 3 and describe how to use it in Table 6. We remark that with identical
select bits (sel1 = sel2), this circuit implements a cmux (a muxM in our terminology) as defined in [6].
Implementing outM According to [6], outM can be implemented by a circuit in our model; as out has
constant fan-in and fan-out, the circuit has constant size.
The multiplication table of outM, which is equivalent to Table 4, is given in Table 5.
We can concisely express the output function given in Table 5 by the following logic formulas.
out(s, b)1 = (s1 + b1) · b2 + s2 · b1
out(s, b)2 = s1 · b2 + (s2 + b2) · b1
1In the base case, where b1 = gi for some i ∈ {1, . . . , B}, we can save an additional inverter.
2Note that this is not true for arbitrary logic formulas evaluating to s  b; e.g., s  b1 = (s1 + b1) ·
(
s2 + b1
)
, but the
corresponding circuit outputs M 6= (10  M0)1 = 0 for inputs s = 10 and b = M0.
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δ0 δ1 δ2 δ3 . . . δn−3 δn−2 δn−1
OP OP OP
PPCOP (dn/2e)
δ0 δ1 . . . δdn/2e−2 δdn/2e−1
pi0 pi1 . . . pidn/2e−2 pidn/2e−1
OP OP
pi0 pi1 pi2 pi3 . . . pin−3 pin−2 pin−1
Figure 4: Recursive construction of PPCOP (n) for odd n, computing pii = δ0OP . . . OPδi. For even
n the rightmost input (δn−1) and output (pin−1) are not present. Dashed lines are not connected to
PPCOP (dn/2e).
(g1, h1) (gB−2, hB−2) (gB−1, hB−1)
PPC ˆM (B − 1)
δ0 . . . δB−3 δB−2
pi0 . . . piB−3 piB−2(1, 0)
(g0, h0) (g1, h1) (gB−2, hB−2) (gB−1, hB−1)
outM outM . . . outM outM
(g′0, h
′
0) (g
′
1, h
′
1) (g
′
B−2, h
′
B−2) (g
′
B−1, h
′
B−1)
Figure 5: Construction of 2-sort(B) from outM and PPC ˆM (B − 1). PPCOP (B − 1) is specified in
Figure 4, and we use the implementations of ˆM and outM specified by Figure 3 and Table 6. For input
Ns(0) = (1, 0), outM reduces to an AND and an OR gate.
As mentioned before, instead of computing s1, we determine and use as input s1. Thus, the above
formulas give rise to depth-3 circuits that contain in total 4 AND gates, 4 OR gates, and 2 inverters (see
Figure 3 and Table 6); in fact, the circuit is identical to the one used for ˆM with different inputs. From
the gate behavior specified in Table 3, one can readily verify that the circuit indeed also implements outM.
5.2 Implementation of s
(i)
M
We make use of the Parallel Prefix Computation (PPC) framework [11] to efficiently compute s
(i)
M in
parallel for all i ∈ [B]. This framework requires an associative operator OP . In our case, OP = ˆM ,
which by Theorem 4.1 is associative on all relevant inputs. Given an implementation of OP , the circuit is
recursively constructed as shown in Figure 4, where the base case n = 1 is trivial. For n that is a power
of 2, the depth and gate counts are given as [5]
delay(PPCOP (n)) = (2 log2 n− 1) · delay(OP ),
cost(PPCOP (n)) = (2n− log2 n− 2) · cost(OP ) .
(3)
5.3 Putting it All Together
Theorem 5.1. The circuit depicted in Figure 5 implements 2-sort(B) according to Definition 2.8. Its
delay is O(logB) and its gate count is O(B).
Proof. Theorem 4.3 implies that we can compute the output by feeding s
(i−1)
M and gihi, for i ∈ {1, . . . , B},
into a circuit computing outM. We determine s
(i−1)
M as discussed in Section 5.2, which is feasible by The-
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B Circuit # Gates Area [µm2] Delay [ps]
B = 2
This paper 13 17.486 119
[2] 34 49.42 268
Bin-comp 8 15.582 145
B = 4
This paper 55 73.752 362
[2] 160 230.3 498
Bin-comp 19 34.58 288
B = 8
This paper 169 227.29 516
[2] 504 723.52 827
Bin-comp 41 73.752 477
B = 16
This paper 407 548.016 805
[2] 1344 1928.262 1233
Bin-comp 81 151.648 422
Table 7: Comparison of gate count, delay, and area of 2-sort(B) from this paper and [2], and Bin-comp,
an optimized comparator taking binary inputs.
orem 4.1. We use the implementations of ˆM and outM given in Section 5.1, cf. Figure 3 and Table 6,
respectively. As these circuits have constant depth and gate count, the overall complexity bounds imme-
diately follow from (3).
6 Simulation Results
Design Flow Our design flow makes use of the following tools: (i) design entry: Quartus, (ii) behavioral
simulation: ModelSim, (iii) synthesis: Encounter RTL Compiler (part of Cadence tool set) with NanGate
45 nm Open Cell Library, (iv) place & route: Encounter (part of Cadence tool set) with NanGate 45 nm
Open Cell Library.
Design Flow adaptations for MC During synthesis the VHDL description of a circuit is automat-
ically mapped to standard cells provided by a standard cell library. The standard cell library used for
the experiments provides besides simple AND, OR or Inverter gates also more powerful AOI (And-Or-
Invert) gates, which combine multiple boolean connectives and optimize them on transistor level. Since
we did not analyze the behaviour of more complex AOI gates in face of metastability, we restrict our
implementation to use only AND, OR and Inverter gates. To ensure this, we performed the mapping to
standard cells by hand. The following standard cells have been used to map the logic gates to hardware:
(i) INV X1: Inverter gate, (ii) AND2 X1: AND gate, (iii) OR2 X1: OR gate. In the documentation of
the NanGate 45 nm Open Cell Library it can be seen that these cells in fact compute the metastable
closure of the respective Boolean connective.
After mapping the design by hand, we can disable the optimization in the synthesis step and go on
with place and route. This prevents the RTL Compiler from performing Boolean optimization on the
design, which may destroy the MC properties of our circuits.
The binary benchmark: Bin-comp Following [2], we also compare our sorting networks to a standard
(non-containing!) sorting design. Bin-comp uses a simple VHDL statement to compare both inputs:
1 i f ( a > b) then
2 g r e a t e r <= ’1 ’ ;
3 else
4 g r e a t e r <= ’0 ’ ;
5 end i f ;
Listing 1: VHDL code excerpt of binary comparator
Each output is connected to a standard multiplexer, where the signal greater is used as the select bit for
both multiplexers.
The binary design follows a standard design flow, which uses the tools listed above. In short, Bin-comp
follows the same design process as 2-sort, but then undergoes optimization using a more powerful set of
basic gates.
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We emphasize that the more powerful AOI gates combine multiple boolean functions and optimize
them on gate level, yet each of them is still counted as one gate. Thus, comparing our design to the
binary design in terms of gate count, area, and delay disfavors our solution. Moreover, the optimization
routine switches to employing more powerful gates when going from B = 8 to B = 16 (See Table 8)
resulting in a decrease of the delay of the binary implementation.
Nonetheless, our design performs comparably to the non-containing binary design in terms of delay,
cf. Table 7. This is quite notable, as further optimization on the transistor level or using more powerful
AOI gates is possible, with significant expected gains. The same applies to gate count and area, where a
notable gap remains. Recall, however, that the binary design hides complexity by using more advanced
gates and does not contain metastability.
We remark that we refrained from optimizing the design by making use of all available gates or devising
transistor-level implementations for two reasons. First, such an approach is tied to the utilized library or
requires design of standard cells. Second, it would have been unsuitable for a comparison with [2], which
does not employ such optimizations either.
Comparison to State of the Art Our circuits show large improvements over [2] in all performance
measures. Delays, gate counts, and area are all smaller by factors between roughly 1.5 and 3.5. In
particular, for B = 16 delay is roughly cut in half, while gate count and area decrease by factors of 3 or
more.
7 Discussion
In this paper, we provide asymptotically optimal MC sorting primitives. We achieve this by applying
results on parallel prefix computation [11], which requires to establish that the involved operators behave
associative on the relevant inputs. Our circuits are purely combinational and are glitch-free (as they are
MC). Compared to standard sorting networks, we roughly match delay, but fall behind on gate count and
area. However, we used gate-level implementations of outM and M restricted to AND and OR gates and
inverters. Transistor-level implementations, which are a straightforward optimization, would decrease
size and delay of the derived circuits further. We expect that this will result in circuits that perform on
par with standard sorting networks. In light of these properties, we believe our circuits to be of wide
applicability.
B Circuit
4-sort 7-sort 10-sort# 10-sortd
gates area delay gates area delay gates area delay gates area delay
2
here 65 87.402 357 208 279.741 714 377 506.912 912 403 541.968 833
[2] 170 247.016 846 544 790.44 1715 986 1432.62 2285 1054 1531.467 2010
Bin-comp 40 77.91 478 128 249.326 953 232 451.815 1284 248 483 1145
4
here 275 368.641 640 880 1179.528 1014 1595 2137.905 1235 1705 2285.514 1133
[2] 800 1151.472 1558 2560 3684.541 3147 4640 6678.294 4207 4960 7138.74 3681
Bin-comp 95 172.935 906 304 553.28 1810 551 1002.848 2429 589 1072.099 2143
8
here 845 1136.184 1396 2704 3636.08 1921 4901 6590.283 2179 5239 7044.541 2059
[2] 2520 3617.67 2394 8064 11576.32 4715 14616 20982.542 6252 15624 22429.176 5481
Bin-comp 205 368.641 1475 656 1179.528 2948 1189 2137.905 3945 1271 2285.514 3470
16
here 2035 2739.961 2069 6512 8767.374 3396 11803 15891.12 4030 12617 16987.194 3844
[2] 6720 9640.75 3396 21504 30849.875 6415 38976 55916.448 8437 41664 59772.132 7458
Bin-comp 405 530.67 1298 1296 2425.99 2600 2349 4397.085 3474 2511 4700.304 3050
Table 8: Simulation results for metastability-containing sorting networks with n ∈ {4, 7, 10} for B-bit
inputs. 10-sort# optimizes gate count [4], 10-sortd depth [3]; for n ∈ {4, 7}, the sorting networks are
optimal w.r.t. both measures. Simulation results are: (i) number of gates, (ii) postlayout area [µm2] and
(iii) prelayout delay [ps].
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